Abstract-We form gallium-doped poly-Si:Ga/SiO 2 passivated contacts on n-type Czochralski (n-Cz) wafers using ion implantation of Ga and Ga-containing spin-on dopants. After annealing and passivation with Al 2 O 3 , the contacts exhibit iV o c values of >730 mV with corresponding J o e values of < 5 fA/cm 2 . These are among the best-reported values for p-type poly-Si/SiO 2 contacts. Secondary ion mass spectroscopic depth profile data show that, in contrast to B, Ga does not pileup at the SiO 2 interface in agreement with its known high diffusivity in SiO 2 . This lack of Ga pileup may imply fewer dopant-related defects in the SiO 2 , compared with B dopants, and account for the excellent passivation.
Gallium-Doped Poly-Si:Ga/SiO 2 Passivated Emitters to n-Cz Wafers With iV oc >730 mV B and H at the SiO 2 layer. The chemical passivation quality of the SiO 2 /c-Si largely determines the overall passivation of the contact structure. Simulations of the emitter passivation using EDNA-2 [11] with experimental B depth profile concentrations from the SiO 2 layer into the c-Si wafer reveal that the SiO 2 /c-Si interface dominates the passivation of the poly-Si/SiO 2 contacts. In addition, B has a much smaller atomic radius than Si. Diffused B into a c-Si lattice causes lattice strain that can lead to impurity gettering defects precisely near the important SiO 2 /cSi interface, leading to high recombination. Perhaps a different p-type dopant may improve the passivation by overcoming some of these known shortfalls of B.
In this contribution, we explore overcoming the passivation limitation of the poly-Si:B/SiO 2 contact by using Ga as the p-type dopant in the poly-Si:Ga/SiO 2 contact. Though the diffusivity of Ga in c-Si is slightly lower than for B in c-Si, it is high enough to form uniformly doped layers in 10-100 nm thick poly-Si by diffusion [12] . Importantly, Ga has a diffusivity in SiO 2 6-orders of magnitude higher compared to B at 850°C (2.4 × 10 −14 , 7.9 × 10 −20 cm 2 /s) [13] , [14] and a much higher segregation coefficient ([Ga]Si: [Ga] SiO 2 ) (m Ga ∼ 20 and m B ∼ 10 −2 ) [14] [15] [16] . The result is that Ga tends not to pileup in SiO 2 and may not form passivation-killing defects in the SiO 2 or contribute to oxide breakup. Furthermore, Ga and Si have more similar atomic radii compared to B and Si. On the other hand, the solid solubility of Ga in c-Si is known to be low (1E19 cm −3 at 800°C) [12] , but this does not seem to inhibit U.S. Government work not protected by U.S. copyright. contact or PN junction formation in Ga-doped wafers for solar cells [17] or high-quality rectifying diodes [18] . Our results show that Ga-doped passivated contacts exhibit near best-in-class iV oc values (>730 mV) for p-type polySi/SiO 2 contacts; however, despite good diode qualities, high contact resistivities between the doped poly-Si:Ga layer and metal remain a barrier to this technology.
II. EXPERIMENTAL
Symmetric test samples were formed using 170 µm thick, 1-10 Ω·cm saw-damage-removal etched n-type Czochralski (nCz) wafers. The wafers were RCA-cleaned before layer deposition and found to have a sheet resistance of ∼200 Ω/sq. Some samples had a plasma enhanced chemical vapor deposition (PECVD)-grown 50 nm intrinsic a-Si layer deposited over a 1.5 nm thermal oxide [4] on both sides of the wafer. Other samples had 100 nm of low pressure chemical vapor deposition (LPCVD) intrinsic poly-Si grown on a ∼1.5 nm chemical oxide. The wafers were then either ion implanted with Ga 69 into the a-Si or poly-Si layer using a beam line tool or doped with a Ga-containing spin-on dopant (Desert Silicon). The implant doses and energies, as shown in Table I , were based on stopping and range of ions in matter (SRIM) simulations to maximize Ga solubility in poly-Si and to penetrate the poly-Si surface, but not interfere with the SiO 2 /c-Si interface. Implanted and in situ-doped B samples are also included in Table I for reference. The samples were then annealed in a clean tube furnace between 850°C and 950°C for 1 s to 30 min to crystallize the a-Si to polySi and to diffuse and activate dopants. For the spin-on dopant samples, the glass dopant layer was then removed with HF. Next, a 30 nm layer of Al 2 O 3 was deposited on both sides of the wafer using atomic layer deposition of H 2 O and trimethalaluminum precursors and then annealed at 400°C for 20 min in N 2 ambient. After these process steps, it was observed that the sheet resistance of the wafers increased to ∼400 Ω/sq. This is currently under investigation. Lifetime as a function of minority carrier density (MCD) data were collected using a Sinton WCT-120 photoconductance instrument. Dynamic-SIMS depth profiles were performed on select samples using 1.5 keV O 2 + ions. Note that for all SIMS profiles H, B, and Ga are calibrated in silicon, but oxygen counts are uncalibrated (right axis) and elements in the SiO 2 layer are not referenced. Due to the O 2 + primary ions, oxygen yield enhancement of certain elements at the surface and in the SiO 2 layers may be pronounced. X-ray photoelectron spectroscopy (XPS) analysis of the surface of annealed samples was performed to evaluate elemental composition and charge state. Metal/poly-Si contact resistivity measurements were made using transmission line measurement (TLM) patterns, and emitter diode parameters were measured using small area metal contacts to the poly-Si:Ga using a Ga/In eutectic back Ohmic contact. Table I shows implant and annealing conditions along with measured iV oc , 2J oe , iFF, R sheet , and tau bulk values from minority carrier lifetime data as a function of MCD for some of the samples in our study. Many of the samples in Table I show remarkable passivation parameters with iV oc values as high as 731 mV, and 2J oe values less than 4 fA/cm 2 . To our knowledge, these iV oc and 2J oe values are some of the best reported for p-type poly-Si/SiO 2 contacts that are not purposefully annealed to break up the tunneling oxide. In addition, for many of the samples, the bulk wafer lifetime remains above 1 ms. The high iFF values of 82% are also encouraging. 
III. RESULTS

A. Photoconductance Measurements
B. Annealing and SIMS Depth Profiles
As with B-and P-doped poly-Si/SiO 2 contacts, annealing conditions play a significant role in the final dopant profiles, activation, and ultimately their passivation quality by improving the SiO 2 /c-Si chemical passivation. As outlined in Table I , we explored a variety of annealing conditions for the Ga-doped passivated contacts. For B-and P-doped samples, we have found that an 850°C, 30 min anneal in either N 2 or forming gas (10% H, 90% N 2 ) forms a good passivating contact for our deposition conditions [8] . The SIMS depth profile of Fig. 1 for a poly-Si:B/SiO 2 contact was annealed under these conditions and passivated with Al 2 O 3 as outlined in Section II. This annealing protocol also worked well for Ga-doped samples for a variety of implant conditions giving iV oc values between 720 and 731 mV. Fig. 2 shows typical SIMS depth profiles for Ga, H, and O for Ga-doped 100 nm LPCVD samples before and after annealing at 850°C, for 30 min plus passivation with Al 2 O 3 . In Fig. 2(a) , it appears that some as-implanted Ga penetrated deeper into the poly-Si than the simulations suggested. However, the small Ga tail into the wafer may be due to collisional mixing by the primary ion beam. The small Ga peak in the SiO 2 layer may be due to oxygen yield enhancement rather than a true Ga concentration increase. This is also a partial reason for an apparent increase in H near the surface of the films. The H level in the c-Si wafer is representative of the background level within the SIMS instrument. This level tends to vary over time. There may be some implant damage at the SiO 2 /c-Si interface due to the extended straggle, but we did not attempt to anneal out crystallographic damage in this study. In similar studies, we have not observed (by transmission electron microscopy) damage to the wafer when implanting into the poly-Si or a-Si layer [19] . Several observations are in order for Fig. 2: 1) the Ga profile exhibits retro and nonretrograde diffusion [20] ; 2) as predicted, the Ga does not appear to pileup in the SiO 2 layer as is seen with B-doped poly-Si/SiO 2 contacts (compared with Fig. 1 ); 3) the uniform doping in the poly-Si is consistent with the solid solubility limit of Ga in Si (∼ 2E19 cm −3 ); and 4) the H profile after the anneal is near background levels in the poly-Si layer and does not pileup at the SiO 2 layer nearly as much as in the B-doped contact (see Fig. 1 ). The retrograde diffusion of Ga out of the poly-Si during annealing resulted in a 16% loss of Ga in the contact for sample Ga4_2. This dopant loss and the high contact resistivity (see below) to the sample motivated us to try rapid thermal anneal (RTA) temperature-time profiles to retain more Ga in the poly-Si and to achieve a higher percentage of Ga activation. Fig. 3 shows the SIMS profiles for three samples annealed at 850°C for 10, 30, and 60 s after a three hour H-effusion anneal at 550°C. Without the latter anneal, the H would have rapidly effused and blistered the poly-Si during the 850°C RTA anneal. The data of Fig. 3 show that the Ga diffuses into the c-Si wafer and uniformly distributes itself in the poly-Si for all annealing times. However, the Ga concentration rapidly decreases near the surface (<15 nm) of the poly-Si. However, the low iV oc values of less than 665 mV (see Table I ) for all of the samples reveal that the RTA anneals at 850°C possibly did not provide enough thermal energy or time to either activate the Ga or to heal grown-in defects at the SiO 2 /c-Si interface. However, these samples had noticeably lower bulk lifetimes (<200 µs) compared with other samples in this study. Again, the shorter time at 850°C was evidently not long enough to heal passivation-killing defects or to getter impurities from the bulk to the poly-Si layer. We also observed poor electrical contact between metal and the poly-Si:Ga for these samples.
Next, we increased the temperature of the RTA to 950°C to raise the thermal energy for dopant activation, but minimize retrograde Ga diffusion and effusion from the contact. Davies observed enhanced activation of Ga implanted in Si by annealing above 950°C for less than 25 s [21] . His data reveal that the Fig. 4 . SIMS depth profiles for Ga, H, and O for two samples annealed at 950°C for 1 min, and one sample annealed at 850°C for 30 min followed by 950°C for 1 min. Ga solubility limit in Si can be exceeded if the RTA time is less than about 4 s. Fig. 4 shows SIMS profiles for two samples annealed at 950°C for 60 s. The Ga diffuses deep into the cSi wafer and appears to retrograde toward the surface as well. We did not attempt to do shorter anneals at this temperature due to equipment limitations. The passivation quality of these films improved over the 850°C RTA anneal reaching values of around 715 mV while maintaining high lifetimes in the wafer (see Table I ). The third sample profile shown in Fig. 4 is for an anneal of 850°C for 30 min, followed by an RTA at 950°C for 60 s. This profile shows deep diffusion into the c-Si wafer, which may account for the increased iV oc value of 721 mV.
C. Metalization
Metal contacts were formed to the samples by etching off the Al 2 O 3 in 1% HF and evaporating Ag or Al:Si (1% Si) in a TLM and a small dot pattern through a shadow mask. Quantitative photoluminescence data showed only 2-3 mV decrease in iV oc after metalization, which is substantially better than similar B-doped samples. Current-voltage data between TLM pads (20-200 µm spacing, see inset schematic in Fig. 5 ) were generally Ohmic, but showed very high resistances (∼100-1000s Ω) leading to unacceptably large contact resistivities, or nonlinear resistance versus TLM pad spacing graphs. The latter results are not well understood at this point in the investigation, but certainly related to the poor lateral transport in the poly-Si:Ga layer. A 200°C, 5 min post-metalization (Al:Si) anneal improved both the Ohmic nature and the resistance of the metal/poly-Si:Ga contact as can be seen in Fig. 5 . Only one sample in this study showed a linear TLM graph revealing a poly-Si:Ga/Al:Si contact resistivity of 95 mΩ·cm 2 . This is an acceptable value for some back-contacted solar cells, but short of our goal of < 20 mΩ · cm 2 . Two theories were posed to account for the high contact resistances: 1) an etch-resistant oxide forms on the surface of the poly-Si:Ga during annealing; and 2) the Ga dopants are either depleted at the surface of the sample, or they are not activated. 1) Gallium oxide is known to form and become etch resistant at temperatures over 800°C when Ga and O are present in a material matrix [22] . O could have been present in the form of a Si native oxide on the surface of the samples during annealing, or O could have been present in trace amounts in the ambient of the furnace. The SIMS profiles of Fig. 3 show an increased O concentration near the surface. It is not known if this is a SIMS artifact, as mentioned earlier, or a true oxidation of the films during our simulated rapid thermal anneals in a tube furnace. XPS depth profile measurements were conducted to determine the chemical nature of the surface of the contacts. Fig. 6 (a) shows Ga 2p 3/2 spectra taken from depth profile data with sputtering time in minutes labeled for each trace. The data show a dip in the Ga 2p 3/2 signal as well as a change in peak position with increased sputtering time. The Ga LMM Auger peak (using j-j coupling notation) also shifts [see Fig. 6(b) ], and the Auger parameter changes from its initial value of 2179 eV, typical of Ga 2 O 3 , to ∼2184 eV, closer to what is expected for reduced forms of gallium (e.g., gallium metal)-consistent with the [O] SIMS profiles. Extreme oxide etching solutions (high concentrations of HCl and HF) did not improve the contact resistance. 2) As mentioned earlier, we attempted to activate more Ga by raising the annealing temperature from 850°C to 950°C. For samples annealed at 950°C, improvement in the diode contact resistance was observed. For these measurements, we followed the method of Theingi et al. [23] . Metalized samples were reactive ion etched (RIE) in SF 6 between the small diameter (<500 µm) metalized circles to remove the poly-Si layer and isolate the metal/poly-Si/SiO 2 contacts as shown in the inset of Fig. 7 . An Ohmic back contact was formed on the reverse side of the wafer, directly underneath the metalized dots, by removing the poly-Si:Ga layer with a full-area RIE and then applying a GaIn eutectic alloy. This structure allowed us to measure currentvoltage data across the diode by contacting the metal dot on the front side and the GaIn eutectic on the rear side of the wafer. Fig. 7 shows current density-voltage data (J-V) for this configuration under low-light conditions for sample Ga4_9. Though spreading resistance within the wafer contributes to the J-V data, the structure definitely rectifies. For comparison to other known junctions, Fig. 7 also shows data for a poly-Si:B/SiO 2 passivated contact and a B-diffused junction under similar test conditions. Each type of contact has a similar dark current density value and slope over the maximum power point voltage range. The data were fit with a simple diode equation to compare J o and ideality factors (slope) between the different diodes. For the Ga-doped sample, J o = 3.9E − 9 A/cm 2 and a diode ideality value of 1.3 were extracted. These values are higher than for the B-doped passivated contact and the B-diffused junction as shown in the legend of Fig. 7 . A high series resistance is evident from the nonexponential rollover in high forward bias. The analysis of Theingi et al., which accounts for wafer spreading resistance and uses the data of Fig. 7 , revealed a very high contact resistivity of ∼ 10 Ω · cm 2 . These data are representative of p-type contacts formed under these specific process steps, but should not be considered optimized for solar cell applications. The samples prepared and characterized for this study are not suitable for suns−V oc testing due to a lack of a well-passivated back contact to the wafer. Appropriate samples are under preparation for the more definitive test of V oc versus concentration for junction quality [24] . The spin-on-doped Ga samples gave very high iV oc values (see Table I for a representative sample); however, none of the samples were able to be contacted with either Ag or Al:Si. Early indications from SIMS, XPS, and spreading resistance measurements show a depletion of Ga near the contacting surface. Work is ongoing for this low-cost process technique.
IV. DISCUSSION
Using Ga as a p-type dopant in poly-Si/SiO 2 tunneling contacts may overcome some of the limitations of B-doped contacts, but requires leveraging, countering, and optimizing many fundamental properties of Ga in Si. Gallium's low solid solubility limit in Si increases contact resistivity values, but can be overcome with RTA processing. Gallium's fast diffusion in Si and tendency to exhibit retrograde diffusion can be used to form uniformly doped layers in poly-Si, but must be carefully controlled through time-temperature product anneals so as to optimize both the contact's passivation (dopant profiles into the c-Si wafer) and the surface doping density. The effusion of Ga from the Si wafer's surface may be controlled through a dopant-blocking oxide capping layer [25] . Finally, the high segregation coefficient of Ga in c-Si appears to be true for polySi as well and a relevant property for the passivation of the poly-Si:Ga/SiO 2 contact.
The results from our annealing experiments reveal that tuning the time-temperature annealing window is vital to obtaining well-passivated and low contact resistance samples. The annealing parameters that work well for P-and B-doped contacts (850°C, 30 min) appears to form good passivation for the Ga-doped samples, but do not activate enough dopants in the poly-Si to allow low contact resistivities. However, using higher temperatures for shorter times (950°C, 1 min) does give reasonable contact to the poly-Si and formation of a wellbehaved diode, but at the expense of higher J o values compared with the lower temperature anneals. Lin et al. [18] implanted Ga into crystalline Si causing the region to become amorphous. Following an RTA of only 550-600°C for 30 s, the layer exhibited solid phase crystallization (SPC), achieved Ga activation above the solid solubility limit, and formed diodes with J o = 1 nA/cm 2 and ideality factors of 1.0. Lin's results are encouraging for our work and may inform on-going research into the nature of recrystallization of a-Si:Ga and its grain boundary properties. However, the obvious differences of needing to form a well-passivated SiO 2 /c-Si interface and the inability Table I processed under different annealing conditions as outlined in the text.
to use SPC in the poly-Si layer may preclude the use of such low-temperature anneals in passivated contacts for solar cells.
Our results show that the metal-to-poly-Si contact resistivity currently limits the use of poly-Si:Ga contacts in solar cells. Again, solving the Ga activation problem in poly-Si and even exceeding the rather low solid solubility limit of Ga in Si to improve contact resistivity will be a key area of research. Despite this doping problem, we were able to form well-behaved diodes with nA/cm 2 J o values and ideality factors of 1.3 while maintaining a high level of passivation (iV oc ). However, solar cell contacts that do not limit fill factors will need to be much lower in resistance. Again, achieving high dopant activation efficiency will decrease both the contact resistivity and the resistance due to lateral transport of carriers within the poly-Si. Addressing the high sheet resistance of the Ga-doped contacts, compared with typical B-doped contacts, will help with both of these concerns.
V. SUMMARY
We prepared poly-Si:Ga/SiO 2 passivated contacts using ion implantation and spin-on dopants to introduce Ga into a-Si. Following crystallization anneals, these p-type contacts exhibit excellent passivation (iV oc ∼ 730 mV) and may be an improvement over B-doped passivated contacts for solar cells. Fig. 8 shows a summary of our passivation data for a variety of annealing conditions. As predicted by the high segregation coefficient for Ga in Si with respect to SiO 2 , no Ga pileup at the passivating SiO 2 /c-Si interface was observed by SIMS. Despite good emitter diode qualities, currently, high diode series resistances and poly-Si layer sheet resistances will limit fill factors in solar cells. Both of these properties will be addressed through higher Ga dopant activation in the poly-Si layer.
